It is currently Wed Nov 14, 2018 2:35 pm

All times are UTC - 7 hours



Forum rules





Post new topic Reply to topic  [ 307 posts ]  Go to page Previous  1 ... 17, 18, 19, 20, 21
Author Message
PostPosted: Fri Oct 12, 2018 5:20 pm 
Offline

Joined: Fri Oct 12, 2018 5:09 pm
Posts: 3
Hi,

I just came across this topic, this VeriSNES project looks awesome!
I've written some FPGA cores too, especially SEGA Genesis/Megadrive, PC-Engine/TurboGrafx-16 (both in VHDL) and Atari Jaguar (Verilog).
See my site http://lvt.tl/ for more information, and my GitHub repos https://github.com/Torlus

Is there any way I could help, if needed ?
What about the current status of the project, especially licensing/source status (open or closed) ?

Regards,
Gregory


Top
 Profile  
 
PostPosted: Sat Oct 13, 2018 4:47 am 
Offline

Joined: Thu Oct 15, 2015 2:25 pm
Posts: 10
Those are some impressive cores! Would you consider porting them to the MiSTer project?: https://github.com/MiSTer-devel/Main_MiSTer/wiki


Top
 Profile  
 
PostPosted: Sat Oct 13, 2018 6:15 am 
Offline

Joined: Fri Oct 12, 2018 5:09 pm
Posts: 3
retrorgb wrote:
Those are some impressive cores! Would you consider porting them to the MiSTer project?: https://github.com/MiSTer-devel/Main_MiSTer/wiki


Already done. ;) Except for the Atari Jaguar where the requirements are too high.


Top
 Profile  
 
PostPosted: Sat Oct 13, 2018 6:50 am 
Offline

Joined: Thu Oct 15, 2015 2:25 pm
Posts: 10
Wow, thank you! Too bad about the Jag! I wonder if it's powerful enough to run a SNES core as well?


Top
 Profile  
 
PostPosted: Sat Oct 13, 2018 11:26 am 
Offline

Joined: Fri Oct 12, 2018 5:09 pm
Posts: 3
retrorgb wrote:
Wow, thank you! Too bad about the Jag! I wonder if it's powerful enough to run a SNES core as well?

As the Genesis/Megadrive core works, I’d say yes.
However, this will remain a supposition until I can see the source code.


Top
 Profile  
 
PostPosted: Sat Oct 13, 2018 1:11 pm 
Offline

Joined: Tue Mar 01, 2016 8:22 pm
Posts: 32
retrorgb wrote:
Wow, thank you! Too bad about the Jag! I wonder if it's powerful enough to run a SNES core as well?

Yes it is. The Super NT's FPGA is approximately half the size of the one in the MiSTer, and VeriSNES has already been ported to the MiSTer: https://www.youtube.com/watch?v=7ae5iUe8diY


Top
 Profile  
 
PostPosted: Mon Oct 29, 2018 11:04 am 
Offline

Joined: Tue Aug 23, 2016 6:14 pm
Posts: 4
jwdonal, can you reconsider releasing the source for the benefit of MiSTer and other future community driven FPGA solutions? From a preservation perspective it would be of large benefit, and you might even make some money from your goodwill if you also have a patreon account.

And with the open source SD2SNES now supporting pretty much all the desired special chip games, there could presumably be a single device FPGA solution to playing essentially all of the SNES library (as I'm sure somebody would port that code to the MiSTer).


Top
 Profile  
 
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 307 posts ]  Go to page Previous  1 ... 17, 18, 19, 20, 21

All times are UTC - 7 hours


Who is online

Users browsing this forum: No registered users and 6 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
Powered by phpBB® Forum Software © phpBB Group