It is currently Fri Nov 16, 2018 12:21 am

All times are UTC - 7 hours



Forum rules





Post new topic Reply to topic  [ 2 posts ] 
Author Message
PostPosted: Wed Apr 04, 2018 6:23 pm 
Offline
User avatar

Joined: Sat Oct 04, 2014 3:48 pm
Posts: 35
Hi All!

With FPGA consoles and new SD2SNES co-processor cores being all the rage these days I feel like verilog and retro FPGA HW development is starting to heat up. For those interested in playing around with verilog I created a neat example of compiling a verilog model into C++ (using Verilator) and then linking the C++ into higan (more info described in the repo).

Here is my demo: https://www.youtube.com/watch?v=T88LhuoQ7pg
Here is the source code: https://github.com/defparam/higan-verilog

I was thinking about taking a similar example and porting Redguyyy's GSU verilog implementation into higan to see how well it would work or to compare inputs/outputs against byuu's GSU sw emulation core and try to find hidden bugs. Anyway, if anyone is interested in this co-simulation stuff take a peek!

Best,
defparam


Top
 Profile  
 
PostPosted: Thu Apr 05, 2018 12:47 am 
Offline
User avatar

Joined: Mon Jan 03, 2005 10:36 am
Posts: 3135
Location: Tampere, Finland
Nice to see a proof of concept about this :)

_________________
Download STREEMERZ for NES from fauxgame.com! — Some other stuff I've done: fo.aspekt.fi


Top
 Profile  
 
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 2 posts ] 

All times are UTC - 7 hours


Who is online

Users browsing this forum: No registered users and 2 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
Powered by phpBB® Forum Software © phpBB Group