It is currently Wed Oct 18, 2017 6:55 pm

All times are UTC - 7 hours



Forum rules


Related:



Post new topic Reply to topic  [ 1 post ] 
Author Message
 Post subject: SPC700 dummy reads
PostPosted: Tue Nov 01, 2016 8:39 pm 
Offline

Joined: Sat Apr 25, 2015 1:47 pm
Posts: 327
Location: FL
Earlier today someone pointed out some unintuitive behavior in my debugger when putting read breakpoints on the SMP bus, which led me to realize that a lot of SPC700 write instructions also perform a dummy read from the same address, like so:

Code:
void SMPcore::op_mov_dp_const() {
  rd = op_readpc();
  dp = op_readpc();
  op_readdp(dp); // ?????
  op_writedp(dp, rd);
}


Anomie's SPC cycle document describes the same behavior and mentions that it's been verified by blargg, which I trust.

But... what's the deal? Is it just a side effect of how the processor is designed, or does it have some actual purpose other than wasting cycles?


Top
 Profile  
 
Display posts from previous:  Sort by  
Post new topic Reply to topic  [ 1 post ] 

All times are UTC - 7 hours


Who is online

Users browsing this forum: xamphear and 7 guests


You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot post attachments in this forum

Search for:
Jump to:  
Powered by phpBB® Forum Software © phpBB Group