Compiling Verilog into SW Emulators
Page 1 of 1

Author:  defparam [ Wed Apr 04, 2018 6:23 pm ]
Post subject:  Compiling Verilog into SW Emulators

Hi All!

With FPGA consoles and new SD2SNES co-processor cores being all the rage these days I feel like verilog and retro FPGA HW development is starting to heat up. For those interested in playing around with verilog I created a neat example of compiling a verilog model into C++ (using Verilator) and then linking the C++ into higan (more info described in the repo).

Here is my demo:
Here is the source code:

I was thinking about taking a similar example and porting Redguyyy's GSU verilog implementation into higan to see how well it would work or to compare inputs/outputs against byuu's GSU sw emulation core and try to find hidden bugs. Anyway, if anyone is interested in this co-simulation stuff take a peek!


Author:  thefox [ Thu Apr 05, 2018 12:47 am ]
Post subject:  Re: Compiling Verilog into SW Emulators

Nice to see a proof of concept about this :)

Page 1 of 1 All times are UTC - 7 hours
Powered by phpBB® Forum Software © phpBB Group